
# INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



### PRESETTABLE DIVIDE-BY-N COUNTER

The HEF4018B is a 5-stage Johnson counter with a clock input (CP), a data input (D), an asynchronous parallel load input (PL), five parallel inputs ( $P_0$  to  $P_4$ ), five active LOW buffered outputs ( $\overline{O}_0$  to  $\overline{O}_4$ ), and an overriding asynchronous master reset input (MR).

Information on P<sub>0</sub> to P<sub>4</sub> is asynchronously loaded into the counter while PL is HIGH, independent of CP and D inputs. When P<sub>L</sub> is LOW, the counter advances on the LOW to HIGH transition of CP. By connecting  $\overline{O}_0$  to  $\overline{O}_4$  to D, the counter operates as a divide-by-n counter (n = 2 to 10; see also function selection below). Each register stage is a D-type master-slave flip-flop with a set-direct/clear-direct input. An internal code correction circuit provides automatic code correction of the counter. From any illegal code the counter is in a proper counting mode within 11 clock pulses.

A HIGH on MR resets the counter ( $\overline{O}_0$  to  $\overline{O}_4$  = HIGH) independent of all other inputs.




Fig. 1 Functional diagram.

FUNCTION SELECTION

counter mode; divide by	connect D input to	remarks				
10 8 6 4 2	04 02 02 02 00 00	no external components needed				
9 7 5 3	$ \begin{array}{c} \overline{0}_{3} \cdot \overline{0}_{4} \\ \overline{0}_{2} \cdot \overline{0}_{3} \\ \overline{0}_{1} \cdot \overline{0}_{2} \\ \overline{0}_{0} \cdot \overline{0}_{1} \end{array} $	AND gate needed; counter skips all HIGH states				

#### PINNING

PL	parallel	load	input
	paranor	louu	mput

Po to P4 parallel inputs

D data input

CP clock input (LOW to HIGH edge triggered)

MR \_\_\_\_\_ master reset input

 $\overline{O}_0$  to  $\overline{O}_4$  buffered output (active LOW)

#### APPLICATION INFORMATION

Some examples of applications for the HEF4018B are:


- Programmable divide-by-n counter
- Programmable frequency division
- Timers

#### FAMILY DATA

see Family Specifications

IDD LIMITS category MSI

# HEF4018B MSI



#### A.C. CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; input transition times  $\leqslant$  20 ns

	V <sub>DD</sub> V	typical formula for P ( $\mu$ W)	where f <sub>i</sub> = input freq. (MHz)		
Dynamic power dissipation per package (P)	5 10 15	700 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$ 3450 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$ 10 300 $f_i + \Sigma (f_0 C_L) \times V_{DD}^2$	$f_0$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\Sigma(f_0C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)		

#### A.C. CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub> V	symbol	min.	typ.	max.		typical extrapolation formula
Propagation delays							
CP 🔶 Ō	5			185	370	ns	158 ns + (0,55 ns/pF) CL
HIGH to LOW	10	<sup>t</sup> PHL		65	135	ns	54 ns + (0,23 ns/pF) C <sub>L</sub>
	15			50	95	ns	42 ns + (0,16 ns/pF) CL
	5			145	295	ns	118 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	<sup>t</sup> PLH		55	110	ns	44 ns + (0,23 ns/pF) CL
	15			40	85	ns	32 ns + (0,16 ns/pF) CL
PL 🔶 Ō	5			205	415	ns	178 ns + (0,55 ns/pF) CL
HIGH to LOW	10	<sup>t</sup> PHL		70	140	ns	59 ns + (0,23 ns/pF) CL
	15			50	105	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
	5			175	350	ns	148 ns + (0,55 ns/pF) CL
LOW to HIGH	10	<sup>t</sup> PLH		65	125	ns	54 ns + (0,23 ns/pF) C
	15			50	95	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
MR Ō	5			140	280	ns	113 ns + (0,55 ns/pF) CL
LOW to HIGH	10	<sup>t</sup> PLH		55	105	ns	44 ns + (0,23 ns/pF) C
	15			40	80	ns	32 ns + (0,16 ns/pF) CL
Output transition							
times	5			60	120	ns	10 ns + (1,0 ns/pF) CL
HIGH to LOW	10	tthl		30	60	ns	9 ns + (0,42 ns/pF) C
	15			20	40	ns	6 ns + (0,28 ns/pF) C
	5			60	120	ns	10 ns + (1,0 ns/pF) CL
LOW to HIGH	10	tTLH		30	60	ns	9 ns + (0,42 ns/pF) C
	15			20	40	ns	6 ns + (0,28 ns/pF) C

### HEF4018B MSI

#### A.C. CHARACTERISTICS

 $V_{\mbox{SS}}$  = 0 V;  $T_{\mbox{amb}}$  = 25 °C;  $C_{\mbox{L}}$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub> V	symbol	min.	typ.	max.		typical extrapolation formula
Set-up time D ─► CP	5 10 15	t <sub>su</sub>	130 40 30	65 20 15		ns ns ns	
Hold time D —► CP	5 10 15	<sup>t</sup> hold	20 5 5	-45 -15 -10		ns ns ns	
Minimum clock pulse width; LOW	5 10 15	<sup>t</sup> WCPL	140 50 40	70 25 20		ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	<sup>t</sup> WMRH	100 35 25	50 20 15		ns ns ns	see also waveforms Figs 4, 5 and 6
Minimum PL pulse width; HIGH	5 10 15	twplh	145 50 35	75 25 20		ns ns ns	
Recovery time for MR	5 10 15	trmr	135 40 25	70 20 15		ns ns ns	
Recovery time for PL	5 10 15	tRPL	170 55 40	85 30 20		ns ns ns	
Maximum clock pulse frequency	5 10 15	f <sub>max</sub>	2 6 8	4 11 16		MHz MHz MHz	





Fig. 4 Waveforms showing minimum MR pulse width and MR recovery time.

HEF4018B MSI



#### Fig. 5 Waveforms showing minimum clock pulse width, set-up time and hold time for CP and D.





Fig. 6 Waveforms showing minimum PL pulse width, recovery time for PL, and set-up and hold times for  $P_n$  to PL. Set-up and hold times are shown as positive values but may be specified as negative values.

## HEF4018B MSI



Note D input connected to  $\overline{O}_4$  for decade counter configuration.