3-Digit BCD Counter

The MC14553B 3-digit BCD counter consists of 3 negative edge triggered BCD counters that are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.

An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer output selector.

This device is used in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

- TTL Compatible Outputs
- On-Chip Oscillator
- Cascadable
- · Clock Disable Input
- Pulse Shaping Permits Very Slow Rise Times on Input Clock
- Output Latches
- Master Reset
- These devices are available in Pb-free package(s). Specifications herein apply to both standard and Pb-free devices. Please see our website at www.onsemi.com for specific Pb-free orderable part numbers, or contact your local ON Semiconductor sales office or representative.

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Pin	±10	mA
I _{out}	Output Current (DC or Transient) per Pin	+20	mA
P _D	Power Dissipation, per Package (Note 2.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

1. Maximum Ratings are those values beyond which damage to the device may occur.

2. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor™

http://onsemi.com







A = Assembly Location WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

ORDERING INFORMATION

Device	Package	Shipping		
MC14553BCP	PDIP-16	25/Rail		
MC14553BDW	SOIC-16	47/Rail		



Figure 1. Block Diagram

	Inp						
Master Reset	Clock	Disable	LE	Outputs			
0	7	0	0	No Change			
0	\sim	0	0	Advance			
0	Х	1	Х	No Change			
0	1	<u>_</u>	0	Advance			
0	1	~	0	No Change			
0	0	Х	Х	No Change			
0	Х	х		Latched			
0	Х	х	1	Latched			
1	Х	Х	0	Q0 = Q1 = Q2 = Q3 = 0			

TRUTH TABLE

X = Don't Care

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			- 5	5°C	25°C 1		125	5°C		
Characteristic	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 3.)	Max	Min	Max	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	V _{OL}	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	V _{OH}	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	I _{ОН}	5.0 10 15	- 0.25 - 0.62 - 1.8		- 0.2 - 0.5 - 1.5	- 0.36 - 0.9 - 3.5		-0.14 -0.35 -1.1		mAdc
		5.0 10 15	- 0.64 - 1.6 - 4.2		- 0.51 - 1.3 - 3.4	- 0.88 - 2.25 - 8.8		- 0.36 - 0.9 - 2.4		mAdc
$\begin{array}{ll} (V_{OL} = 0.4 \; Vdc) & Sink \\ (V_{OL} = 0.5 \; Vdc) & Pin \; 3 \\ (V_{OL} = 1.5 \; Vdc) \end{array}$	I _{OL}	5.0 10 15	0.5 1.1 1.8	 	0.4 0.9 1.5	0.88 2.25 8.8	 	0.28 0.65 1.20	 	mAdc
		5.0 10 15	3.0 6.0 18	 	2.5 5.0 15	4.0 8.0 20	 	1.6 3.5 10	 	mAdc
Input Current	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	—	—	_	5.0	7.5	_	—	pF
Quiescent Current (Per Package) MR = V _{DD}	I _{DD}	5.0 10 15		5.0 10 20		0.010 0.020 0.030	5.0 10 20		150 300 600	μAdc
Total Supply Current ^(Note 4., 5.) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	IT	5.0 10 15			I _T = (0 I _T = (0 I _T = (1	.35 μA/kHz) .85 μA/kHz) .50 μA/kHz)	f + I _{DD} f + I _{DD} f + I _{DD}			μAdc

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.004.

SWITCHING CHARACTERISTICS (I	Note 6.) (C _L = 50 pF, T _A = 25°C)
------------------------------	--

Characteristic	Figure	Symbol	V _{DD}	Min	Typ (Note 7.)	Max	Unit
	2a	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Clock to BCD Out	2a	t _{PLH} , t _{PHL}	5.0 10 15		900 500 200	1800 1000 400	ns
Clock to Overflow	2a	t _{PHL}	5.0 10 15		600 400 200	1200 800 400	ns
Reset to BCD Out	2b	t _{PHL}	5.0 10 15		900 500 300	1800 1000 600	ns
Clock to Latch Enable Setup Time Master Reset to Latch Enable Setup Time	2b	t _{su}	5.0 10 15	600 400 200	300 200 100		ns
Removal Time Latch Enable to Clock	2b	t _{rem}	5.0 10 15	- 80 - 10 0	- 200 - 70 - 50		ns
Clock Pulse Width	2a	t _{WH(cl)}	5.0 10 15	550 200 150	275 100 75		ns
Reset Pulse Width	2b	t _{WH(R)}	5.0 10 15	1200 600 450	600 300 225	 	ns
Reset Removal Time	-	t _{rem}	5.0 10 15	- 80 0 20	- 180 - 50 - 30		ns
Input Clock Frequency	2a	f _{cl}	5.0 10 15		1.5 5.0 7.0	0.9 2.5 3.5	MHz
Input Clock Rise Time	2b	t _{TLH}	5.0 10 15		No Limit		ns
Disable, MR, Latch Enable Rise and Fall Times	-	t _{TLH} , t _{THL}	5.0 10 15			15 5.0 4.0	μs
Scan Oscillator Frequency (C1 measured in μF)	1	f _{osc}	5.0 10 15		1.5/C1 4.2/C1 7.0/C1		Hz

6. The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.









OPERATING CHARACTERISTICS

The MC14553B three-digit counter, shown in Figure 4, consists of three negative edge-triggered BCD counters which are cascaded in a synchronous fashion. A quad latch at the output of each of the three BCD counters permits storage of any given count. The three sets of BCD outputs (active high), after going through the latches, are time division multiplexed, providing one BCD number or digit at a time. Digit select outputs (active low) are provided for display control. All outputs are TTL compatible.

An on-chip oscillator provides the low frequency scanning clock which drives the multiplexer output selector. The frequency of the oscillator can be controlled externally by a capacitor between pins 3 and 4, or it can be overridden and driven with an external clock at pin 4. Multiple devices can be cascaded using the overflow output, which provides one pulse for every 1000 counts.

The Master Reset input, when taken high, initializes the three BCD counters and the multiplexer scanning circuit. While Master Reset is high the digit scanner is set to digit one; but all three digit select outputs are disabled to prolong display life, and the scan oscillator is inhibited. The Disable input, when high, prevents the input clock from reaching the counters, while still retaining the last count. A pulse shaping circuit at the clock input permits the counters to continue operating on input pulses with very slow rise times. Information present in the counters when the latch input goes high, will be stored in the latches and will be retained while the latch input is high, independent of other inputs. Information can be recovered from the latches after the counters have been reset if Latch Enable remains high during the entire reset cycle.



Figure 4. Expanded Block Diagram



Figure 5. Six-Digit Display

PACKAGE DIMENSIONS



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	0.050 BSC		BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
Μ	0 °	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
C	0.23	0.32			
D	10.15	10.45			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

<u>Notes</u>

<u>Notes</u>

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro-ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.