D, Da

C'D

ΔD

WR

ČLK

TEC

A.C

R<sub>x</sub>D

R.RDY

RESET




# 8251A PROGRAMMABLE COMMUNICATION INTERFACE

- M Synchronous'and Asynchronous Operation
- Synchronous 5-8 Bit Characters;
   Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters;
   Clock Rate-i, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling.
- Synchronous Baud Rate DC to 64K Baud

- Asynchronous Baud Rate DC to 19.2K Baud
- ■Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single + 5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced Version of the industry Standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high Performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART willsignal the CPU whenever it can accept a new Character for transmission or whenever it has received a Character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and controlsignals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon g at e technology.



1998

#### A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C;  $V_{CC} = 5.0 V \pm 5\%$ ; GND = OV

Bus Parameters (Note 1)

Read Cycie:

SYMBOL	DL PARAMETER		MAX.	UNIT	TEST CONDITIONS
tAR	Address Stable Before READ(CS, C/D)	50		ns	Note 2
t <sub>RA</sub>	Address Hold Time for READ(CS,C/D)	50		ns	Note 2
t <sub>RR</sub>	READ Pulse Width	250		ns	
t <sub>RD</sub>	Data Delay from READ		250	ns	3, C <sub>L</sub> = 150 pF
t <sub>DF</sub>	READ to Data Floating	10	100	ns	


#### Write Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t <sub>AW</sub>	Address Stable Before WRITE	50		ns	
t <sub>WA</sub>	Address Hold Time for WRITE	50		ns	
t <sub>ww</sub>	WRITE Pulse Width	250		ns	
t <sub>DW</sub>	Data Set Up Time for WRITE	150		ns	
t <sub>WD</sub>	Data Hold Time for WRITE	30		ns	
t <sub>RV</sub>	Recovery Time Between WRITES	6		t <sub>CY</sub>	Note 4

NOTES: 1. AC timings measured  $V_{OH} = 2.0$ ,  $V_{OL} = 0.8$ , and with load circuit of Figure 1. 2. Chip Select( $\overline{CSI}$  and Command/Data( $\overline{C/DI}$  are considered as Addresses.

- 3. Assumes that Address isvalid before  $\overrightarrow{R}_{D} \downarrow$ .
- 4. This recovery time is for Mode Initialization only. Wrire Data is allowed only when TxRDY = 1. Recovery Time between Writes for Asynchronaus Mode is 8 tCY and for Synchronous Mode is 16 tCY.

#### Input Waveforms for AC Tests



#### ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias. 0°C to 70°C Voltage On Any Pin With Respect to Ground . . . . . . . . -0.5V to +7V Power Dissipation . . . . . . . . . . . . . . . 1 Watt

\*COMMEN T: Stresses above those listed under : Absolu te Maximum Ratings" may cause permanent damage to the device. This is a stress ra ring only and functional operation of the device at these or any other conditions above 18 those indicated in the operational sections of this specification is no timplied. Exposure to absolute maximum rating conditions for ex tended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C;  $V_{CC} = 5.0V \pm 5\%$ ; GND = OV


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
ViH	Input High Voltage	2.2	Vcc	٧	
VoL	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 2.2 mA
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -400 μA
I <sub>OFL</sub>	Output Float Leakage		±10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub> TO 0.45V
1,_	Input Leakage		±10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> TO 0.45V
Icc	Power Supply Current		100	mA	All Outputs = High


#### **CAPACITANCE**

TA = 25°C; V<sub>CC</sub> = GND = OV

Figure 16. Test Load Circuit

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
CIN	Input Capacitance		10	ρF	fc = 1MHz
C <sub>I/O</sub>	I/O Capacitance		20	РF	Unmeasured pins returned to GND





SPEC.

J CAPACITANCE (pF)

+20

3 OUTPUT DELAY (ns)


-10

## MPU PERIPHERAL

#### Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first Character to the 8251Awhichusually is a SYNC Character. When the  $\overline{CTS}$  line goes low, the first Character is serially transmitted out. All characters are shifted out on the falling edge of  $\overline{TxC}$ . Data is shifted out at the same rate as the  $\overline{TxC}$ .

Once transmission has started, the data stream at the TxD output must continue at the  $\overline{TxC}$  rate. If the CPU does not provide the 8251A with a data Character before the 8251A Transmitter Buffers become empty, the SYNC characters (or Character if in single SYNC Character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data Character being written into the 8251 A.



#### Synchronous Mode (Receive)

In this mode, Character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled in on the rising edge of  $\overline{\mathsf{R}\times\mathsf{C}}$ . The content of the Rx buffer is compared at every bit boundary with the first SYNC Character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received Character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in Character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNOET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the  $\underline{HU}NT$  mode. The high tevel canbe removed after one  $\overline{RxC}$  cycle. An ENTER HUNT command has no effect in the asynchronous mode of Operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Aeceiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used Character bits in the buffer to a "one", thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that

the SYNDET F/Fis reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double Character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internat Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 8. Mode Instruction Format, Synchronous Mode




Figure 9. Data Format, Synchronous Mode

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next  $\overline{R\times C}$ . Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, the Internal SYNC Detect is disabled.

### BREAK DETECT (Async Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.




Figure 4. 8251A Interface to 8080 Standard System Bus

#### DETAILED OPERATION DESCRIPTION

#### General

The complete functional definition of the 8251A is programmed by the system's Software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFFPAR-ITY, etc. In the Synchronous Mode, Options are also provided to select either internal or external Character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data Character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a Character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/Odevice. Upon receiving an entire Character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete Character ready for the CPU to fetch, RxRDY is reset automatically upon the CPU data read Operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

3 mg

#### Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control Signals define the complete functional definition of the 8251A and must immediately follow a Reset Operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction

#### Mode Instruction


This format defines the general operational characteristics of the 8251A. It must follow a Reset Operation (internal or extemal). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be inserted.

#### Command Instruction

This format defines a status word that is used to control the actual Operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device Operation. The Mode Instruction must be inserted immediately following a Reset Operation, prior to using the 8251A for data communication.

All control wordswritten into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the Operation of the 8251A. To return to the Mode Instructionformat, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset Operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.



The second SYNC character is skipped if MODE instruction has programmed the B251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the B251A to ASYNC mode.

Figure 5. Typical Data Block

#### FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additionat features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data ,Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialitation prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.


- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by Clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.
- Fully compatible with Intel's new industry Standard, the MCS-85.

FOR COMPLETE INFORMATION ON THIS DATA SHEET




## MPU PERIPHERA


#### Receiver Control & Flag Timing (ASYNC Mode)



### Transmitter Control & Flag Timing (SYNC Mode)



#### Recoiver Control & Flag Timing (SYNC Mode)



NOTE 1 INTERNAL SYNC, 2 SYNC CHARACTERS, 5 BITS, WITH PARITY NOTE - 2 ENTERNAL SYNC 5 BITS, WITH PARITY