INTEGRATED CIRCUITS



Preliminary specification Supesedes data of 1997 Apr 07 IC20 Data Handbook

1998 Jan 09



82B715

DESCRIPTION

The 82B715 is a bipolar integrated circuit intended for application in $\ensuremath{I^2C}$ bus systems.

While retaining all the operating modes and features of the I^2C system it permits extension of the practical separation distance between components on the I^2C bus by buffering both the data (SDA) and the clock (SCL) lines.

The I²C bus capacitance limit of 400pF restricts practical communication distances to a few meters. Using one 82B715 at each end of longer cables reduces the cable loading capacitance on the I²C bus by a factor of 10 times and may allow the use of low cost general purpose wiring to extend bus lengths.

FEATURES

- Dual, bi-directional, unity voltage gain buffer
- I²C bus compatible
- Logic signal levels may include both supply and ground
- X10 impedance transformation
- Wide supply voltage range

PIN CONFIGURATIONS



PINNING

PIN	SYMBOL	FUNCTION
1	N.C.	
2	L _X	Buffered Bus, LDA or LCL
3	S _X	I ² C Bus, SDA or SCL
4	GND	Negative Supply
5	N.C.	
6	S _Y	I ² C Bus, SCL or SDA
7	L _Y	Buffered Bus, LCL or LDA
8	V _{CC}	Positive Supply

QUICK REFERENCE DATA

	LIMITS				
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply voltage	4.5		12	V
I _{CC}	Quiescent current		16		mA
I _{line}	Output sink capability	30			mA
V _{in}	Input voltage range	0		V _{CC}	V
V _{out}	Output voltage range	0		V _{CC}	V
Z _{in} /Z _{out}	Impedance transformation	8	10	13	
T _{amb}	Temperature range	-40		+85	°C

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
8-pin plastic dual In-line package	P82B715P N	SOT97-1
8-pin plastic small outline package	P82B715T D	SOT96-1

NOTE:

1. For applications requiring, 3V operation and additional buffer performance, see P82B96 Data Sheet.



Figure 1. Block Diagram: 82B715

82B715

FUNCTIONAL DESCRIPTION

The 82B715 bipolar integrated circuit contains two identical buffer circuits which enable I^2C and similar bus systems to be extended over long distances without degradation of system performance or requiring the use of special cables.

The buffer has an effective current gain of ten from I^2C bus to Buffered bus. Whatever current is flowing out of the I^2C bus side, ten times that current will be flowing into the Buffered bus side (see Figure 2).

As a consequence of this amplification the system is able to drive capacitive loads up to ten times the standard limit on the Buffered bus side. This current based buffering approach preserves the bi-directional, open-collector/open-drain characteristic of the I²C SDA/SCL lines.

To minimize interference and ensure stability, current rise and fall rates are internally controlled.

APPLICATION NOTES

By using two (or more) 82B715 ICs, a sub-system can be built which retains the interface characteristics of an I^2C device so that it may be included in, or optionally added to, any I^2C or related system.

The sub-system features a low impedance or "Buffered" bus, capable of driving large wiring capacities (see Figure 3).

I²C Systems

As with the standard I²C system, pull-up resistors are required to aprovide the logic HIGH levels on the Buffered bus. (Standard open-collector configuration of the I²C bus). The size and number of these pull-up resistors depends on the system.

If the buffer is to be permanently connected into the system, the circuit should be configured with only one pull-up resistor on the Buffered bus and none on the I^2C bus.

Alternatively a buffer may be connected to an existing l^2C system. In this case the Buffered bus pull-up will act in parallel with the l^2C bus pull-up.



Figure 2. Equivalent Circuit: One Half 82B715



Figure 3. Minimum Sub-System with 82B715

82B715

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134). Voltages with respect to pin GND (DIL-8 pin 4).

	LIMITS			
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC} to GND	Supply voltage range V_{CC}	-0.3	+12	V
V _{bus}	Voltage range I ² C Bus, SCL or SDA	0	V _{CC}	V
V _{buff}	Voltage range Buffered Bus	0	V _{CC}	V
1	DC current (any pin)		60	mA
P _{tot}	Power dissipation		300	mW
T _{stg}	Storage temperature range	-55	+125	°C
T _{amb}	Operating ambient temperature range	-40	+85	°C

CHARACTERISTICS

At $T_{amb} = +25^{\circ}C$ and $V_{CC} = 5$ Volts, unless otherwise specified.

			LIMITS		
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Power Supply					
V _{CC}	Supply voltage (operating)	4.5	—	12	V
I _{CC}	Supply current	—	16	_	mA
I _{CC}	Supply current at V _{CC} = 12V	—	22	_	mA
Icc	Supply current, both I ² C inputs LOW, both buffered outputs sinking 30mA.	-	28	—	mA
Drive Currents					
I _{Sx} , I _{Sy}	Output sink on I ² C bus V_{Sx} , V_{Sy} LOW = 0.4V V_{Lx} , V_{Ly} LOW on Buffered bus = 0.3V	3	—	_	mA
I _{Lx} , I _{Ly}	Output sink on Buffered bus V_{Lx} , V_{Ly} LOW = 0.4V V_{Sx} , V_{Sy} LOW on I ² C bus = 0.3V	30	—	—	mA
Input Currents					
I _{Sx} , I _{Sy}	Input current from I ² C bus when I_{Lx} , I_{Ly} sink on Buffered bus = 30mA	—	—	3	mA
I _{Lx} , I _{Ly}	Input current from Buffered bus when I _{Sx} , I _{Sy} sink on I ² C bus = 3mA	—	—	3	mA
I _{Lx} , I _{Ly}	Leakage current on Buffered bus V_{Lx} , $V_{Ly} = V_{CC}$, and V_{Sx} , $V_{Sy} = V_{CC}$	—	—	200	μA
Impedance Trans	formation				
Z _{in} /Z _{out}	Input/Output impedance	8	10	13	

Pull-Up Resistance Calculation

In calculating the pull-up resistance values, the gain of the buffer introduces scaling factors which must be applied to the system components. Viewing the system from the Buffered bus, all I²C bus capacitances have effectively 10 times their I²C bus value.

In practical systems the pull-up resistance is determined by the rise time limit for I^2C systems. As an approximation this limit will be satisfied if the time constant (product of the net resistance and net capacitance) of the total system is set to 1 microsecond.

The total time constant may either be set by considering each bus node individually (i.e., the I²C nodes, and the Buffered bus node) and choosing pull-up resistors to give time constants of 1 microsecond for each node; or by combining the capacitances into an equivalent capacitive loading on the Buffered bus, and

calculating the Buffered bus pull-up resistor required by this equivalent capacitance.

For each separate bus the pull-up resistor may be calculated as follows:

$$R = \frac{1\mu \sec}{C_{\text{device}} + C_{\text{wiring}}}$$

Where: C_{device} = sum of device capacitances connected to each bus,

and Cwiring = total wiring and stray capacitance on each bus.

If these capacitances are not known then a good approximation is to assume that each device presents 10pF of load capacitance and 10pF of wiring capacitance.

The capacitance figures for one or more individual I^2C bus nodes should be multiplied by a factor of 10 times, and then added to the Buffered bus capacitance. Calculation of a new Buffered bus pull-up resistor will alllow this single pull-up resistor to act for both the included I^2C bus nodes and the Buffered bus. Thus it is possible to combine some or all of these separate pull-up resistors into a single resistor on the Buffered bus (the value of which is calculated from the sum of the scaled capacitances on the Buffered bus). If the buffer is to be permanently connected into the system then all the separate pull-up resistors should be combined. But if it is to be connected by adding it onto an existing system, then only those on the additional I^2C bus system can be combined onto the Buffered bus if the original system is required to be able to still operate on a stand-alone basis.

A further restriction is that the maximum pull-up current, with the bus LOW, should not exceed the l^2C bus specification maximum of 3mA, or 30mA on the Buffered bus. The following formula applies:

$$30\text{mA} > \frac{\text{V}_{\text{CC}} - 0.4}{\text{R}_{\text{P}}}$$

Where: R_P = scaled parallel combination of all pull-up resistors.

If this condition is met, the fall time specifications will also be met.

Figure 4 shows typical loading calculations for the expanded $\mathsf{I}^2\mathsf{C}$ bus.

Sx, Sy, I²C Bus, SDA or SCL

Because the two buffer circuits in the 82B715 are identical either input pin can be used as the I^2C Bus SDA data line, or the SCL clock line.

Lx, Ly, Buffered Bus, LDA or LCL

On the buffered low impedance line side, the corresponding output becomes LDA and LCL.

V_{CC}, GND — Positive and Negative Supply Pins

In normal use the power supply voltages at each end of the low impedance line should be comparable. If these differ by a significant amount, noise margin is sacrificed.

82B715





82B715

DIP8: plastic dual in-line package; 8 leads (300 mil) SOT97-1 ME D seating plane A C ⊕ w M Ζ b₁ е (e₁) M_H b2 pin 1 index 4 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Δ Δ. Δ. Γ **7**⁽¹⁾ - (1) . m |

UNIT	max.	min.	max.	b	b ₁	b ₂	c	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.020	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT97-1	050G01	MO-001AN				-92-11-17 95-02-04	

Preliminary specification

82B715



82B715

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 06-98

Document order number:

9397 750 04049

Let's make things better.

